Fig.1A

Fig.1B

(1、1)	(1、2)	(1、3)	(1、4)	(1、5)		(1、x)
(2、1)	(2、2)	(2、3)	(2、4)	(2、5)		(2、x)
(3、1)	(3、2)	(3、3)	(3、4)	(3、5)		(3、x)
(y、1)	(y、2)	(y、3)	(y、4)	(y、5)		(y、x)

Fig.2

Fig.3

first frame period

second frame period

third frame period

fourth frame period

fifth frame period

Sp, S(p+1), S(p+2), S(p+3), S(p+4), S(p+5), S(p+6), S(p+7), S(p+8), S(p+9), S(p+10), S(p+11), S(p+12), S(p+13), S(p+14)

Fig.4

first frame period

second frame pwriod

third frame period

fourth frame period

fifth frame period

Sp · S(p+1) · S(p+2) · S(p+3) · S(p+4) · S(p+5) · S(p+6) · S(p+7) · S(p+8) · S(p+9) · S(p+10) · S(p+11) · S(p+12) · S(p+13) · S(p+14)

Fig.5

Sp S(p+1) S(p+2) S(p+3) S(p+4) S(p+5) S(p+6) S(p+7) S(p+8) S(p+9) S(p+10) S(p+11) S(p+12) S(p+13) S(p+14)

first frame period

second frame period

third frame period

fourth frame period

fifth frame period

Fig.6

first frame period

Gq
G(q+1)
G(q+2)
G(q+3)
G(q+4)
G(q+5)
G(q+6)
G(q+7)
G(q+8)
G(q+9)
G(q+10)

second frame period

third frame period

fourth frame period

第5のフレーム期間

Fig.7

first frame period

second frame period

third frame period

fourth frame period

Fig.8

FOREIGN PATENT

200

to source signal linedriver circuit

表示信号

206

+ polarity display signal

207

image signal

- polarity display signal

208

alternating current signal

205

plarity data signal

control signal

panel control signal(CLK, SP)

203

204

counter signal

202

address counter control signal

201

timing signal from external

Fig.9

CLK, SP

display signal

301

301_1

301_2

301_3

304

305

302

306

307   308   309

303

COM

The image is rotated 90 degrees. Labels include: CLK, SP, SL/R, LS, IN, INb, OUT, OUTb, 301_1, 301_2, 301_3, 304_1, 304_2, 304_3, 304_4, 310, 311.

The top has some stylized text that's hard to read.

This is essentially a full-page figure.

Fig. 10

Fig.11A

Fig.11B

Fig.12

Fig.13A

501

502b} 502
502a

503a

Fig.13B

503b

Fig.13C

504 505 509 506 507 508

PM1

Fig.13D

511

Fig.14A

580 512 518 519 514 PM2 520 515 521 522 516 517 523
524 529 513 525 530 526 531 527 532 528 533

Fig.14B

570 534 540 535 541 536 542 537 543 544 538 539 545
546 547 548 549 550

Fig.14C

556a 556b 556c PM3 551 552 553 538
557a 557b 557c

Fig.15A

558

Fig.15B

559
560a
560b
565a
565b
566a
566b
561a
561b
562a
562b
621
620
567a
567b
568a
568b
563a
563b
622
623
564a
564b
571a
571b
624
569a
569b
625
630
631
618
PM4
PM5
607a
607b
607c
606
609a
609b
609c
608
611a
611b
611c
610
613a
613b
613c
612
615a
615b
615c
614a
614b
617
619a
619b
616
600
601
602
603
604
605
logic circuit portion
sampling circuit portion
driver circuit
pixel portion
A
A'

Fig.16

569
656
631
657
655e
655d
655c
655b
655a

659
654
653
652
651
658

605   604   603   602   601   600

pixel portion

sampling circuit portion

driver circuit

logic circuit portion

2106

2104

2101

2003

2103

Fig.17A

2001   2002

2102

Fig.17B

2105

2203

2304

2301

2204

A

2302

2303

2205

2201

Fig.17C

2202   2206

2303

2305

Fig.17D

2401

2402

2403

2501

2503

2404

2502

Fig.17E

Fig.17F

7602

7601

Fig.18A

7703   7701

7702

7705

7704

Fig.18B

to screen

7809   7810

7808   7807

7809   7806

7805

7801

7802

7804   7803

Fig.18C

7811

7812

7814   7813

7815

7816

Fig.18D

7901   7902

                        7903

to screen

7904

Fig.19A

7901   7904   7902

                              7903

to screen

7905

Fig.19B

to screen

                7917
7916

7915

7914

7913   7911
7912

Fig.19C

Fig.20A

704

705

706

701

702

G1

G2

G3

G4

S1 S2 S3 S4 S5 S6

703

Fig.20B

| (1,1) | (1,2) | (1,3) | (1,4) | (1,5) | (1,6) |
(2,1)	(2,2)	(2,3)	(2,4)	(2,5)	(2,6)
(3,1)	(3,2)	(3,3)	(3,4)	(3,5)	(3,6)
(4,1)	(4,2)	(4,3)	(4,4)	(4,5)	(4,6)

Fig.21A

polarity pattern 1   polarity pattern 2

Fig.21B

polarity pattern 3   polarity pattern 4

Fig.21C

polarity pattern 5   polarity pattern 6

Fig.21D

polarity pattern 7   polarity pattern 8

Fig.22

Fig.23

420

423

422 → counter signal → 424

polarity data signal

425 → alternating current signal → 426

control signal

421

address counter control signal

panel control signal (CLK, SP)

timing signal
from external